Template:Site description
Jump to navigation
Jump to search
Specific informations of {{{1}}}'s site:
- [[{{{1}}}:Hardware|Hardware]]
- [[{{{1}}}:Network|Network]]
- [[{{{1}}}:Storage|Storage]]
- [[{{{1}}}:External access|External access]]
- [[{{{1}}}:People|People]]
- Administration
Direct access to resources for {{{1}}}'s site:
- reservation state (monika) and reservation history (drawgantt) via OAR
- available resources via Ganglia
- critical services via Nagios
- opened bugs via BugZilla
- {{{1}}}-staff via mail
Shortcuts to global tools and informations:
- support procedures to report bugs or ask for enhancements
- global reservation state and global reservation history via OARgrid.
- registered users via phpLDAPadmin
Latest updated publications Five random publications that benefited from Grid'5000 (at least 2945 overall):
- Gautier Evennou, Vivien Chappelier, Ewa Kijak, Teddy Furon. SWIFT: Semantic Watermarking for Image Forgery Thwarting. WIFS 2024 - 16th IEEE International Workshop on Information Forensics and Security, IEEE, Dec 2024, Roma, Italy. pp.1-6. hal-04728070 view on HAL pdf
- Shashikant Ilager, Daniel Balouek, Sidi Mohammed Kaddour, Ivona Brandic. Proteus: Towards Intent-driven Automated Resource Management Framework for Edge Sensor Nodes. FlexScience'24: Proceedings of the 14th Workshop on AI and Scientific Computing at Scale using Flexible Computing Infrastructures, Jun 2024, Pisa, Italy. pp.1 - 8, 10.1145/3659995.3660037. hal-04775138 view on HAL pdf
- Georges da Costa, Amina Guermouche. Measurement methods sheet, WG6 Exa-Soft. Université de Toulouse; Université de bordeaux. 2025. hal-05272179 view on HAL pdf
- Yarin Oziel, Tomer Laor, Shlomi Levy, Clémentine Maurice, Yossi Oren, et al.. WIP: A Second Look at Port Assignment on Intel CPUs. uASC 2026 - 2nd Microarchitecture Security Conference, Feb 2026, Leuven, Belgium. hal-05337434 view on HAL pdf
- Théophile Bastian. Towards automatic characterization of microarchitectural behaviour form performance modeling of computing kernels : an analysis of the Cortex A72 and Intel microarchitectures. Hardware Architecture cs.AR. Université Grenoble Alpes 2020-.., 2024. English. NNT : 2024GRALM072. tel-05116111 view on HAL pdf
Latest updated experiments {{#experiments: 5|{{{1}}}}}
{{{misc}}}