Template:Site description
Jump to navigation
Jump to search
Specific informations of {{{1}}}'s site:
- [[{{{1}}}:Hardware|Hardware]]
- [[{{{1}}}:Network|Network]]
- [[{{{1}}}:Storage|Storage]]
- [[{{{1}}}:External access|External access]]
- [[{{{1}}}:People|People]]
- Administration
Direct access to resources for {{{1}}}'s site:
- reservation state and reservation history via OAR
- available resources via Ganglia
- critical services via Nagios
- opened bugs via BugZilla
- {{{1}}}-staff via mail
Shortcuts to global tools and informations:
- support procedures to report bugs or ask for enhancements
- global reservation state and global reservation history via OARgrid.
- registered users via phpLDAPadmin
Latest updated publications Five random publications that benefited from Grid'5000 (at least 3007 overall):
- Romain Fontaine, Christine Solnon. Experimental study of the impact of time window generation on solver performance for the TSPTW. ROADEF 2026 - 27ème congrès annuel de la Société Française de Recherche Opérationnelle et d'Aide à la Décision, Université de Tours, Feb 2026, Tours, France. hal-05712919 view on HAL pdf
- Baptiste Jonglez, Matthieu Simonin, Jolan Philippe, Sidi Mohammed Kaddour. Multi-provider capabilities in EnOSlib: driving distributed system experiments on the edge-to-cloud continuum. DAIS 2025: 25th International Conference on Distributed Applications and Interoperable Systems, Jun 2025, Lille, France. pp.25-42, 10.1007/978-3-031-95728-4_2. hal-05052776 view on HAL pdf
- Arun Thangamani. Optimized code generation of parallel and polyhedral loop nests using MLIR. Computer Science cs. Université de Strasbourg, 2024. English. NNT : 2024STRAD058. tel-04718259v2 view on HAL pdf
- Yarin Oziel, Tomer Laor, Shlomi Levy, Clémentine Maurice, Yossi Oren, et al.. WIP: A Second Look at Port Assignment on Intel CPUs. uASC 2026 - 2nd Microarchitecture Security Conference, Feb 2026, Leuven, Belgium. hal-05337434 view on HAL pdf
- Théophile Bastian. Towards automatic characterization of microarchitectural behaviour form performance modeling of computing kernels : an analysis of the Cortex A72 and Intel microarchitectures. Hardware Architecture cs.AR. Université Grenoble Alpes 2020-.., 2024. English. NNT : 2024GRALM072. tel-05116111 view on HAL pdf
Latest updated experiments {{#experiments: 5|{{{1}}}}}
{{{misc}}}